This Week's Focus: Microcontroller Watch
Get more with Circuit Cellar magazine!
PREVIEW MAGAZINE ○ SUBSCRIBE  
Circuit Cellar's ongoing mission is to provide important information to help you make smart choices with your engineering projects, from prototype to production.

Your feedback is always welcome. - Jeff Child ([email protected])



MCUs Bring Enhanced Security to IoT Systems
    
Microchip has announced its SAM L10 and SAM L11 MCU families addressing the growing need for security in IoT applications. The new MCU families are based on the Arm Cortex-M23 core, with the SAM L11 featuring Arm TrustZone for Armv8-M, a programmable environment that provides hardware isolation between certified libraries, IP and application code. Security features on the MCUs include tamper resistance, secure boot and secure key storage. These, combined with TrustZone technology, protect applications from both remote and physical attacks.
The SAM L11 security features include an on-board cryptographic module supporting Advanced Encryption Standard (AES), Galois Counter Mode (GCM) and Secure Hash Algorithm (SHA). The secure boot and secure key storage with tamper detection capabilities establish a hardware root of trust. It also offers secure bootloader for secure firmware upgrades. Both MCU families offer Microchip's latest-generation Peripheral Touch Controller (PTC) for capacitive touch capabilities.



MCU/MPUs Target Next-Gen Electric and Autonomous Vehicles

NXP Semiconductors  has announced a new family of high-performance safe microprocessors to control vehicle dynamics in next-generation electric and autonomous vehicles. The new NXP S32S microprocessors will manage the systems that accelerate, brake and steer vehicles safely, whether under the direct control of a driver or an autonomous vehicle's control.
NXP is addressing the needs of carmakers developing future autonomous and hybrid electric vehicles with newly available 800 MHz MCU/MPUs. The first of the new S32 product lines, the S32S microprocessor, offers the highest performance ASIL D capability available today, according to NXP.

The NXP S32S processors use an array of the new Arm Cortex-R52 cores, which integrate the highest level of safety features of any Arm processor. The array offers four fully independent ASIL D capable processing paths to support parallel safe computing. In addition, the S32S architecture supports a new "fail availability" capability allowing the device to continue to operate after detecting and isolating a failure---a critical capability for future autonomous applications.

CONTINUE READING



Before starting your IoT edge device development process, it is wise to spend time preparing for your new project. Planning before you start will limit frustration and save you time and money in the long run. Before diving into the task, study the 15 preparation considerations in this white paper.
Current Issue

 
Learn More


Shop


Advertise 
We can get your message out to the professional engineering community. 

Contact Hugh Heinsohn today at [email protected]!


Stay Connected

Like us on FacebookFollow us on TwitterView our profile on LinkedIn







































  

Renesas' earlier RH850 multicore model-based development environment automatically allocated software to the multiple cores and although verifying performance was possible, in complex systems that included multirate control, it was necessary to implement everything manually, including the RTOS and device drivers. Now there's ever-increasing requirements to boost engine and vehicle performance, and at the same time shorten product development time. By making this development environment support multirate control, it is possible to directly generate the multicore software code from the multirate control model. This has made it possible to evaluate the execution performance in simulation.